Abstract-This paper presents a digital multi-mode multiphase IC controller for the voltage regulator application. The IC controller combines load current feedforward with a loadscheduled digital PID feedback control to achieve a fast load transient response. The multi-mode control strategy is applied in the designed controller IC, allowing high efficiency operation of a voltage regulator over a wide load range. A high resolution 13-bit digital pulse width modulator (DPWM) and 4mV quantization bin analog-to-digital converter (ADC) is implemented in the IC controller to ensure tight DC regulation of the regulator. The prototype 4-phase IC controller takes 0.5 mm active area in a 0.18 gm CMOS process.
I. INTRODUCTION
The scaling of CMOS technology has posed significant challenges to power management circuits of today's high performance processors for both accurate and efficient power delivery. Requirements for tight voltage tolerance, fast transient response, and high efficiency operation over a wide load range for portable applications present challenges to microprocessor voltage regulator module (VRM) design. This paper presents a digital multi-mode 4-phase IC controller for the microprocessor VRM application. The IC controller combines load current feedforward [1] with load-currentscheduled PID feedback control to achieve fast load transient response over the multiple modes of operation. The multimode control strategy is applied in the designed controller IC, allowing high efficiency operation of a VRM over a wide load range. A 120ps resolution digital pulse width modulator (DPWM) and 4mV quantization bin analog-to-digital converter is implemented in the IC controller to enable tight DC regulation.
As shown in Fig. 1 , the controller IC combines a voltage feedback loop and a load current feedforward control. The use of load current feedforward extends the useful bandwidth beyond the limits imposed by feedback stability constraints, which improves the load transient response of the voltage regulator (VR) [1] . The output V0Ut and load line voltage VrefIout*Rref are directly combined in the analog domain at the ADC input of the feedback loop. The total duty ratio commands are obtained by combining the output of the digital PID compensation network and feedforward control. A multimode control strategy is applied in the designed controller. The optimal synchronous rectifier (SR) timing is scheduled as a function of the load current and stored in a look up table.
Depending on the load current, transitions among continuous conduction mode (CCM) and discontinuous conduction mode (DCM) occur automatically by timing the SR switch appropriately, and by suppressing gate pulses to effect pulse skipping. The details of load current feedforward and multimode control are presented in Section II.
The digital pulse width modulator (DPWM) module takes the duty ratio command and the SR timing as inputs and converts this data into four-phase PWM and SR signals that control the high side and low side switches. In order to achieve tight voltage regulation, a high resolution 13-bit DPWM is designed with effective 1.5mV step size. The ADC quantization step size is designed to be 4mV to avoid subharmonic limit cycling [2] . The details of the circuit implementation are discussed in Section III.
A [3] . This requires tight regulation of the voltage regulator output impedance. The method of using load-current feedforward to extend the useful bandwidth beyond the limits imposed by feedback stability constraints has been proposed in [1] . With this approach, feedforward is used to handle the bulk of the regulation action, while feedback is used only to compensate for imperfections of the feedforward and to ensure tight DC regulation. In this case, the size of the output capacitor is determined by large signal transient and switching-ripple considerations, and not by a feedback stability constraint.
In [1] , load current feedforward control is developed in a continuous-time analog framework, as shown in Fig. 2 where Rref is the load line reference impedance. Low latency associated with the load current feedforward control is essential for achieving a fast controller response.
There are several technical issues when applying load current feedforward to a discrete-time, digital control implementation by directly sampling and processing the load current in the digital domain. Most significantly, the aggressive load current transient (with slew rate of 1 A/ns [3] ) requires fast sampling and processing of the load current. Another issue is the large dynamic range required by directly quantizing the load current over a wide load range. Fig. 3 shows the discrete time, digital implementation of feedforward control. To relax the sampling speed requirement and reduce the latency associated with the processing of load current in digital domain, most of the feedforward control law is implemented in the analog domain by using a simple RC type high pass filter with transfer function H(s)= sRC12 ( 
2) sRC12+1
Ignoring the sampling and processing delay, the feedforward control law will be equivalent in the analog and digital implementations by matching the RC time constants in equation 1 and speed of the feedforward ADC is determined by the duty cycle command update rate in the DPWM module. In the prototype IC, the sampling rate of the feedforward control is set to 4 MHz, which is equal to the update rate of the DPWM module. Since the dc level of the feedforward signal is blocked by the high pass filter, a simple low-resolution windowed ADC structure [4] can be used to quantize it, and the imperfection of the feedforward control due to the sampling delay and the moderate quantization resolution is compensated by the feedback loop. 
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The optimal td,on opt is equal to the time the inductor current is zero, n td,on-opt = Ts (1--u ) out (6) At very light load, the power loss is dominated by the switching loss and proportional to the switching frequency. It is advantageous to allow variable frequency operation at very light loads. This is done by setting a minimum duty ratio Dmin in the digital controller. When the duty ratio command is less than Dmin, the PWM pulse will be skipped and the effective switching frequency is reduced.
As discussed above, transitions among different operation modes occur automatically by timing the SR switch appropriately based on the load current. Experiments [6] the PID controller, multiple integrators are used, to span over the converter operating load range. Based on the load current level, a decoder is used to choose which integrator is enabled and its corresponding value goes to the output, while the other integrators are simply locked with their stored states. In this way, no integrator needs to slew over a wide range when the regulator transitions between DCM and CCM. Glitch free fast transient response is achieved.
III. CIRCUIT IMPLEMENTATION A. High Resolution Multi-Phase Digital Pulse Width Modulator
A 4-phase, 13-bit resolution DPWM is designed by combining 3-bit dither modulation [2] and a 10-bit hardware DPWM. A hybrid approach [8] combining the countercomparator and ring-oscillator-MUX scheme [4] is used to achieve sub-nanosecond resolution in the 10-bit hardware DPWM module. The rising edge of the PWM signal is set by a clock signal which is generated from the ring oscillator and the falling edge is generated by combining the comparator and MUX output. As illustrated in Fig. 6(a) , the five LSB fine resolution obtained from ring-oscillator-MUX is shared among all the phases, the five MSB coarse resolution is generated through the counter-comparator approach. The ring oscillator runs at the frequency of 25fs, where fs is the switching frequency, and the 5-bit counter divides the switching period into 25 segments. In each segment, the ring oscillator generates 25 equally spaced square waves from the symmetrically oriented taps. Phase shift among the multiple phase outputs is implemented through a constant offset added to the counter. Good duty cycle matching among the phases is inherently guaranteed by this architecture, and is only limited by the clock skew which can be well managed by using automated layout tools.
Directly combining the multiplexer and comparator output through a flip-flop has a potential metastability problem when the delay difference between the counter-comparator and the multiplexer is large enough such that the set up time requirement of the flip-flop is violated. A synchronization scheme is incorporated here to combine the comparator and MUX outputs and avoid a potential race condition. The details of the synchronization circuit are described in [6] . A representative schematic and the corresponding switching waveforms are shown in Fig. 6(b) and Fig. 6(c) . With this synchronization scheme, a subnanosecond resolution DPWM is achievable and the DPWM can be fully synthesized. stage similar to the design in [7] is applied in the developed ADC to achieve a large transconductance over a wide saturation range, enabling 4 mV LSB resolution with 4 MHz sampling frequency. The ADC in the feedback loop and the one in the feedforward control are identical to maintain simplicity in the design.
IV. EXPERIMENTAL RESULTS
The complete multi-mode 4-phase digital-controlled VRM IC controller is implemented in a 0.18 gm CMOS process.
The die photo is shown in Fig. 9 . The active area of the chip is about 0.5 mm2. A 4-phase, 80 A synchronous regulator board is built to test the performance of the designed IC controller. Table I summarizes the application and measured performance of the IC. Fig. 10(a) shows the switching waveform of the converter while running at continuous conduction mode with 20A output current. VPWM and VSR are high side and low side nchannel MOSFET command voltage, respectively, generated by the IC controller and Vx is the corresponding switching node waveform. Fig. 10(b) and Fig. 10(c) show the switching waveforms corresponding to discontinuous conduction and pulse skipping mode, respectively, with output current at 4A and 0.5 A, respectively. The efficiency of the converter as a function of load current is plotted in Fig. 11 . The peak efficiency is moderate (about 80%) due to the particular power train used. However, with DCM and pulse skipping mode operation, the efficiency improves as much as 40% in light load condition. 
V. CONCLUSION
This paper describes a digital multi-mode 4-phase IC controller for the voltage regulator application. The multimode operation improves the converter efficiency by at least a factor of ten in light load condition. Combined load current feedforward and load-scheduled digital PID control enable fast and glitch-free large-signal transient response. A high resolution digital pulse width modulator and 4mV quantization bin analog to digital converter is implemented in the IC controller to ensure tight DC regulation.
